

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
29 January 2004 (29.01.2004)

PCT

(10) International Publication Number
WO 2004/010235 A3

(51) International Patent Classification⁷: **G05B 19/00**,
19/042

(21) International Application Number:
PCT/GB2003/003102

(22) International Filing Date: 18 July 2003 (18.07.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
0216740.1 18 July 2002 (18.07.2002) GB

(71) Applicant (for all designated States except US): **RICARDO UK LIMITED** [GB/GB]; Bridge Works,
Shoreham-by-Sea, West Sussex BN43 5FG (GB).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **MILLER, Peter**,


John [GB/GB]; 33 Purcell Way, Shefford, Bedfordshire SG17 5RY (GB). **SMITH, Andrew, Charles, Osborne** [GB/GB]; 41 Stare Green, Cannon Park, Coventry CV4 7DN (GB). **LINDSEY, Michael, John** [GB/GB]; 366 High Street, Berkhamstead, Herts HP4 1HU (GB). **BARNES, Robert, John** [GB/GB]; 15 St George Drive, Rawnsley, Hednesford, Cannock, Staffordshire WS12 0FB (GB). **ALLEN, David, John** [GB/GB]; 74 Salisbury Street, Bedford MK41 7RQ (GB). **LUDAR-SMITH, Graham** [GB/GB]; Yewtree House, Quaker Lane, Sockbridge, Penrith, Cumbria CA10 2JR (GB).

(74) Agents: **HIBBERT, Juliet et al.**; Kilburn & Strode, 20 Red Lion Street, London WC1R 4PJ (GB).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,

[Continued on next page]

(54) Title: CONTROL SYSTEM



(57) Abstract: A control system for a load (10), the system comprising a first microprocessor (16) having an output to drive one side of a load (10), a second microprocessor (18) having an output to drive the other side of the load (10), the system being arranged so that when either microprocessor detects a fault in the control of the load (10) the load (10) is switched off.